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Abstract—Motivated by advantages of current-mode design,
this brief contribution explores the implementation of weight
matrices in neuromemristive systems via current-mode memris-
tor crossbar circuits. After deriving theoretical results for the
range and distribution of weights in the current-mode design, it
is shown that any weight matrix based on voltage-mode crossbars
can be mapped to a current-mode crossbar if the voltage-mode
weights are carefully bounded. Then, a modified gradient descent
rule is derived for the current-mode design that can be used
to perform backpropagation training. Behavioral simulations on
the MNIST dataset indicate that both voltage and current-mode
designs are able to achieve similar accuracy and have similar
defect tolerance. However, analysis of trained weight distributions
reveals that current-mode and voltage-mode designs may use
different feature representations.
Index Terms—Neuromorphic, memristor crossbar, current-
mode design, neuromemristive.
I. INTRODUCTION
STEADY growth in memristor research and development iscreating a frenzy of activity in the artificial neural network
(ANN) community. The excitement stems from the prospect of
using memristors to build ANN application-specific integrated
circuits–neuromemristive systems (NMSs)–with unparallelled
power and size efficiency. Indeed, there have already been ex-
amples of NMS designs with orders-of-magnitude reduction in
power consumption and area over software and non-memristor
hardware implementations of ANNs [1]. These improvements
in efficiency are critical to the success of ANNs in size, weight,
and power (SWaP)-constrained application domains such as
unmanned aerial vehicles, personal health monitoring, spec-
trum management for handheld radios, and mobile devices.
However, the relative infancy of memristor research leaves
many open questions and design challenges that need to be
addressed for NMSs to reach their full potential.
One particularly important design aspect of NMSs is the
circuitry used to drive the memristor devices. A memristor
is a 2-terminal non-volatile resistance switch, often built by
sandwiching a defective oxide between two metal electrodes
[2]. The primary role of memristors in NMSs is to provide
weighted connections, or synapses, between computational
units, or neurons. Modulation of a synapse’s weight value
is acheived by applying appropriately large, or superthresh-
old voltages to the memristors to change their conductance
values. In addition, combining memristors into high-density
crossbar circuits provides an efficient way to represent an
entire matrix of weights between layers of neurons. Since
memristors follow a state-dependent Ohm’s law [3], a clear
design choice is for each neuron’s output to be represented
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by a voltage, so that the current passed from one neuron i
to another j is given by si = wi,jxj , where s, w, and x are
unitless (normalized) versions of the current, conductance, and
voltage, respectively. This type of voltage-mode design has
been investigated intensely in NMSs [4, 5], but it suffers from
a few drawbacks. First, each pre-synaptic neuron drives post-
synaptic neurons through synapses, which can be modeled
as parallel memristor conductance paths. If the memristor
conductances are large, then this places significant loading
on the pre-synaptic neuron, limiting fanout and output swing.
Although this could be mitigated by adding buffers between
the neuron and each synapse, it would lead to large area
and power overheads. Another drawback of voltage-mode
neurons is that their output depends on the load that they
are driving. This means that the neuron’s output is not only
a function of its inputs, but also a function of the synapses
it’s driving, which is contradictory to the way ANNs operate.
Finally, long distance communication of continuous analog
voltages presents a challenge since routing paths introduce
signal diminishing voltage drops.
Previous work has identified some methods to address the
challenges discussed above. Synapse circuits that use multiple
memristors have larger input impedance, reducing the load on
voltage-mode neurons [6, 7]. However, these circuits are > 7×
the size of a single memristor, and they aren’t easily configured
into high-density crossbar architectures. Others have proposed
spike-based [8] neurons which can be easily buffered using
low-power digital circuits, but at the expense of increased
neuron circuit complexity and latency. Another approach is to
use current-mode neurons to drive memristor-based synapses.
Current-mode circuits do not suffer from the same loading
problems as the voltage-mode circuits discussed above. In
addition, current-mode circuits are generally able to operate
at lower supply voltages and typically can achieve higher
bandwidths, sometimes approaching the MOSFET intrinsic
frequency fT [9]. Plus, currents are easily buffed using current
mirrors, and several complex operations can be computed
using simple current-mode circuits by taking advantage of
translinear design principles [10, 11]. Unfortunately, current-
mode techniques have only been studied in non-crossbar-based
NMSs [12]. For the first time, this brief contribution explores
the use of current-mode memristor crossbars for NMSs. The
rest of this paper proceeds as follows: Section II discusses
voltage-mode and current-mode memristor crossbars, compar-
ing the impact on weight range and distribution. Sections
III and IV describe methods for controlling the magnitude
and sign of weights in a current-mode crossbar. Section
V proposes a modified training algorithm for current-mode
crossbar NMSs, and Section VI shows behavioral simulation
results for the proposed design on the MNIST dataset. Section
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Fig. 1. (a) Voltage-mode and (b) current-mode memristor crossbar configu-
rations.
VII concludes this work.
II. CURRENT-MODE MEMRISTOR CROSSBAR
Matrix-vector products are ubiquitous in ANNs and can be
implemented efficiently in NMSs using memristor crossbar
circuits. Consider the calculation
s = Wx, (1)
where W is an M × N weight matrix, and x is an N -
dimensional column vector. In addition, xj and si are voltages
and currents normalized to a real voltage or current denoted
as Vmax or Imax. The widely-adopted voltage-mode mem-
ristor crossbar configuration for implementing (1) is shown
in Figure 1(a). Each memristor, represented as a circle, has
a conductance value G that can be tuned within a particular
range Gmin ≤ G ≤ Gmax. In this work, Gmin = 2.1×10−5f
and Gmax = 1 × 10−3f, based on the memristors in [13].
Note that, for both voltage-mode and current-mode memristor
crossbars, it is desirable to have a small Gmin and a large
g ≡ Gmin/Gmax value in order to reduce sneak path currents
and maximize distinguishability between memristor states.
Each crossbar row is connected to a virtual ground, which
can be implemented with an opamp circuit. This is a common
technique used to reduce unintended current paths (sneak
paths). From Ohm’s law, the current flowing through each
memristor is equal to Gi,jxi. Furthermore, all of the currents
that flow through memristors in a particular row will sum-
mate, so the weight matrix represented by the voltage-mode
crossbar circuit is just the matrix of memristor conductances,
wi,j ≡ Gi,j/Gmax.
Now, consider the current-mode memristor crossbar circuit,
shown in Figure 1(b), where inputs to the circuit are currents
that drive each column. The current flowing through a mem-
ristor in a particular column is proportional to the memristor’s
conductance relative to the total memristor conductance in
that column. It is important to note that, in order to read the
crossbar (i.e. perform the matrix-vector multiplication) without
disturbing the memristor states, the input currents should be
less than the memristor switching threshold Vth times the sum
of the conductances in each column: Imax < Vth
∑
i
Gi,j . In
the current-mode crossbar, the weight matrix is defined as:
wi,j ≡ Gi,jM∑
k=1
Gk,j
. (2)
0
5000
10000
0
5000
10000
0
0.5
1
Mg
w
i,
j
wmin
wmax
Fig. 2. Range of weights that can be implemented on the current-mode
crossbar in Figure 1(b).
This redefinition of wi,j has a number of important impli-
cations on the range and distribution of weights that can be
achieved in a current-mode crossbar.
A. Weight Range
In the voltage-mode case, the weight range is g ≤ wi,j ≤ 1.
Compare this to the current-mode crossbar’s weight range:
1
(M − 1)g + 1 ≤ wi,j ≤
g
M − 1 + g . (3)
The weight range shrinks as the neuron fanout grows. Note,
however, that the dynamic range (ratio of maximum to mini-
mum weight value) remains approximately constant over M .
Also, note that, for a given M , as the conductance ratio g
becomes large, the weight range approaches 0 <= wi,j <= 1.
The value of the neuron fanout M is application-dependent.
First, consider the current-mode crossbar in the output layer
of a neural network used to classify handwritten digits. In
that case, M = 10 (one output neuron per class). In other
situations, M may be much larger. For example, crossbars
used as weight matrices in neural network hidden layers
may have very large values of M . In the human brain, M
is, on average, around 7000 to 10000. Figure 2 shows the
possible weight values for different values of g and M . For
large neuron fanout, g must be quite large to achieve a large
maximum weight value. However, if necessary, this limitation
can be overcome by splitting the weight matrix across multiple
crossbar circuits.
B. Weight Distribution
An interesting consequence of the current-mode crossbar
configuration is that a constraint is placed on the weight
distribution. In the case of the voltage-mode design, any
arbitrary weight matrix can be programmed on the voltage-
mode crossbar as long as each weight falls within the range
discussed above. This isn’t possible in the current-mode case,
since the weights in a given crossbar column must sum to
unity. Let W represent the target weight matrix to be mapped
to the current-mode crossbar. W is made as close as possible
to W by minimizing the element-wise differences:
minimize
M∑
i=1
N∑
j=1
(wi,j − wi,j)2
subject to
∑
i wi,j = 1,∀j = 1, 2, . . . , N.
wmin ≤ wi,j ≤ wmax
3Using the method of Lagrange multipliers yields the solution:
wi,j =
1
M
(
1−
M∑
k=1
wk,j
)
+ wi,j . (4)
A geometrc interpretation is that we are finding N points on
the hyperplanes specified by
∑
i wi,j = 1∀j = 1, 1, . . . , N
which are closest to the N points specified by the column
vectors of W. Now, to satisfy the inequality constraints, each
point must lie in or on the hypercubes specified by wmin ≤
wi,j ≤ wmax. If the initial points lie outside of this hypercube,
then they will be moved to the surface of the hypercube in the
following manner. First, the dimension of the initial point that
is furthest outside the range of [wmin, wmax] is set to either
wmin or wmax. Calculate (1−
∑
i wi,j)/(M−1) and add this
value to the remaining weights. This process is repeated until
the new point lies on the intersection of the hyperplane and
hypercube. Finally the conductances necessary to satisfy the
weights are
Gi,j =
wi,j
wk,j
Gk,j (5)
This is an underdetermined system and, therefore, doesn’t have
a unique solution. This makes sense intuitively since it is
only ratios of conductances that determine weight values. For
example, a crossbar column where every conductance is equal
to Gmax is equivalent to a crossbar column where all of the
conductances are equal to Gmin, or any other conductance
value within the allowable range.
The above scheme was tested on a single-layer perceptron
network trained to compute AND and OR logic functions
(Figure 3). All simulations are behavioral and performed in
MATLAB. Inputs were -1 and 1, and outputs were 0 and
1. Note that true and negated inputs are required since the
original weight definition in (2) does not allow for negative
weights. However, with the negated values, each input has an
effective weight of w∗i,j = w
+
i,j −w−i,j , which will range from
wmin − wmax ≤ w∗i,j ≤ wmax − wmin. (6)
A visual representation of the target weight matrix is shown
in Figure 4(a). The target matrix was found through the
perceptron learning rule, with the weights bounded between
0 and 1. Then, the weights were mapped to the current-mode
crossbar, resulting in the weight matrix shown in Figure 4(b).
Lighter values correspond to larger weights and vice versa.
Many of the current-mode crossbar weight values are very
different from the target matrix. In this particular case, it
occurs when the sum of the weights in the columns are small
(i.e. all black) or large (i.e. all white). If the sum of the target
column weights is small, then they have to be scaled up to sum
to unity. Similarly, if the sum of the column weights is large,
then they have to be scaled down. This results in the 0.5 weight
values (gray) in the crossbar. The weight mismatch led to a
50% classification error rate in the crossbar implementation,
compared to perfect classification for the target.
III. CONTROLLING WEIGHT MAGNITUDES BY ADDING A
DUMMY CROSSBAR ROW
A consequence of the current-mode crossbar is that the
weights in a particular column can not be simultaneously
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Fig. 3. Perceptron for computing AND and OR logic functions.
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Fig. 4. Visualization of weight values for (a) a target weight matrix and (b)
the optimized current-mode weight matrix when implementing AND and OR
logic functions.
𝑦2𝑦1
𝑢1𝑏 −𝑏 −𝑢2𝑢2 −𝑢1
𝑦1
𝑦2
𝑏 𝑢1 𝑢2 −𝑢1 −𝑢2−𝑏
𝑦1
𝑦2
𝑏 𝑢1 𝑢2 −𝑢1 −𝑢2−𝑏
𝑦1
𝑦2
𝑏 𝑢1 𝑢2 −𝑢1 −𝑢2−𝑏
dummy
Fig. 5. Visualization of the current-mode crossbar weight matrix with an
added dummy row. The first two rows of the matrix represent the weights for
implementing AND and OR logic functions.
controlled in terms of their relative and absolute magnitudes.
This leads to sub-optimal weight matrices as in the example
above. One remedy is to add a “dummy” row to the crossbar.
All of the weights in a column of the current-mode crossbar
weight matrix have to add to unity. So, adding a “dummy”
weight to each column enables the control of the absolute
size of the rest of the weights. That is, if the dummy weight
is large, then the rest of the weights will have to be small and
vice versa. The optimization problem is set up in a similar
way as in the last section, resulting in
wi,j = wi,j∀i < M (7)
and
wM,j = 1−
M∑
k=1
wk,j (8)
This result is quite obvious. The weights are being copied
from the target matrix, and then the dummy weights are being
set to whatever values are required for the columns to sum to
unity. The result for the AND and OR logic functions is shown
in Figure 5. Compare the top two rows to the unconstrained
weight matrix in Figure 4(a). The weights applied to −u1 and
−u2 can now be matched by increasing the corresponding
dummy weights. However, the weights corresponding to u1
and u2 are still not able to match the target values, which
are all large, resulting in 25% error. This would require the
corresponding dummy weights to be negative, which isn’t
possible from the way the weights have been defined in (2).
4One possible workaround is to bound the target weight
values so that (7) and (8) result in weights that are within
the range [wmin, wmax]. This results in
max
(
1− wmax
M − 1 , wmin
)
≤ wi,j ≤ min
(
1− wmin
M − 1 , wmax
)
.
(9)
With these new constraints, the weights are gauranteed to
match the target weights, leading to 100% classification for
the AND and OR logic problem.
IV. BIPOLAR WEIGHTS
One of the apparent drawbacks of using memristors to
implement neural network weights is that their conductance
is strictly positive (with the exception of negative differential
resistance devices). This makes it challenging to implement
bipolar weights, which can be positive, negative, or zero. One
solution, which has been presented already, is to provide both
the true and negated version of every crossbar input, leading
to an effective bipolar input. The drawback of this approach is
that it requires 2× the crossbar size as for unipolar (e.g. strictly
positive) weights. Another solution is to subtract a fraction θ
of the total pre-synaptic neuron output from each post-synaptic
neuron, which can be done outside of the crossbar using
current mirrors. The total input to the pre-synaptic neuron
becomes
si =
N∑
j=1
Gi,j
M∑
k=1
Gk,j
xj − θ
N∑
j=1
xj (10)
Therefore, the new effective weight value becomes
w∗i,j = wi,j − θ (11)
The optimal value of θ is application-dependent, but for now
it will be set so the target weight range is symmetric about 0,
or
θ =
wmax + wmin
2
. (12)
V. GRADIENT DESCENT
Let us now look at how to perform gradient descent (e.g.
backpropagation) in a neural network that employs a current-
mode memristor crossbar. This amounts to minimizing a cost
function J with respect to the crossbar conductances:
∆G
(l)
i,j = −α
∂J
∂G
(l)
i,j
= −α
M ′(l)∑
k=1
∂J
∂x
(l)
k
∂x
(l)
k
∂s
(l)
k
∂s
(l)
k
∂w
(l)
k,j
∂w
(l)
k,j
∂G
(l)
i,j
,
(13)
where M ′ is the number of non-dummy crossbar rows, which
may be M or M − 1, and l indexes the neural network layer.
Equivalently, (13) can be written as
∆G
(l)
i,j = α
M ′(l)∑
k=1
δ
(l)
k x
(l−1)
j
∂w
(l)
k,j
∂G
(l)
i,j
. (14)
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Fig. 6. MSE vs. epoch for gradient descent on the AND and OR logic
problem.
Expanding (14) yields a complicated, piecewise expression,
but it is well-approximated by the simplified expression:
∆G
(l)
i,j ≈

αδ
(l)
i x
(l−1)
j : i 6= M
−
〈
∆G
(l)
1:M ′,j
〉
: i = M,
(15)
where 〈·〉 indicates arithmetic mean. Note that for all of the
non-dummy crossbar rows, this is just the standard back-
propagation delta rule. Implementing this gradient descent
scheme on the AND and OR logic network yields the mean
squared error (MSE) vs. training epoch curve shown in Figure
6. The corresponding voltage-mode crossbar-based network,
trained with the standard gradient descent method, is shown
for comparison. Both gradient descent schemes show similar
convergence.
VI. MNIST EXPERIMENTS
The MNIST handwritten digit dataset [14], which consists
of 60000 training images and 10000 test images, was used
to investigate current-mode crossbars within a NMS. Each
grayscale image was scaled from its original size of 28×28
pixels down to 7×7 pixels using averaging. Figure 7 shows the
network architecture, which is a multilayer perceptron (MLP)
with a single hidden layer. N = 49 is equal to the number of
pixels in each MNIST image, while M = 10 is equal to the
number of classes (one for each digit 0, 1, . . . , 9). The size
of the hidden layer is empirically chosen as H = 50. The
two weight matrices (input-to-hidden and hidden-to-output
weights) are implemented using two memristor crossbars
with bipolar weights and dummy rows for the current-mode
designs. The network was trained using online backpropaga-
tion. For the voltage-mode crossbars, this is just the normal
backpropagation algorithm. For current-mode crossbars, the
weight updates are given in (15). Figure 8 shows the classifi-
cation accuracy on the 10000 test images vs. training epoch.
The voltage-mode, current-mode and simplified current-mode
memristor crossbar networks all have similar performance.
In the voltage-mode crossbar, a defective memristor (i.e.
one that has an immutable conductance value) will not affect
the weight range corresponding to any other memristors in
the crossbar. However, in the current-mode design, if a device
is stuck at a particular conductance, then the weight range
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Fig. 7. MLP implemented with memristor crossbar-based weight matrices.
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Error bars indicate standard deviation over 3 runs.
of the associated crossbar column will be shifted and scaled.
This difference between the effect of defects in the voltage and
current-mode designs motivated a study of the defect tolerance
of the two designs. First, the conductances of the MLP shown
in Figure 7 were randomly initialized. Then, a random subset
of the memristors was chosen to be defective, meaning that
their conductance values are immutable. The MLP was trained
on the MNIST dataset with the defective memristors over a
range of defect rates from 0% to 75%. The results are shown in
Figure 9. Both designs display similar degradation of accuracy
as the defect rate increases, indicating that the current-mode
design does not have significantly different defect tolerance.
Another interesting question is whether the weight con-
straint in the current-mode crossbar design will yield a differ-
ent internal representation of features than that of the voltage-
mode design. Figure 10 shows the weight distributions of the
hidden layers (the output layer displayed similar results). As
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Fig. 10. Hidden-layer weight distributions for voltage and current-mode
NMSs.
expected, the voltage-mode weight distributions are Gaussian.
However, the current-mode distributions are asymmetrical
with longer tails, indicating that there may be a fundamental
difference in the representations, but further study, such as
Kullback–Leibler divergence measures or hidden unit statis-
tics, is needed to quantify this.
VII. CONCLUSIONS
Current-mode circuits have many attractive properties but,
until now, they have not been studied in memristor crossbar-
based NMSs. This paper explored the design of current-mode
memristor crossbar circuits to implement weight matrices
in NMSs. Theoretical results were given for comparing the
weight range, distribution, and training methods used in NMSs
that employ voltage-mode crossbars and current-mode cross-
bars. Theoretical and simulation results indicated that NMSs
with current-mode crossbars can achieve identical accuracy as
voltage-mode designs on learning tasks. In addition, the defect
tolerance of current-mode and voltage-mode crossbar NMSs
was shown to be similar, while the final weight distributions
of both have obvious qualitative differences. Future work
in this area should focus on the transition from behavioral
simulations to circuit-level simulations to study non-ideal
effects such as crossbar wire resistance and noise, as well as
power consumption.
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